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I. INTRODUCTION
T HE off-state drain leakage is one of the big issues for aggressively shrunk MOSFET's. The well recognized mechanisms are the gate-induced-drain-leakage (GIDL) [1] , [2] , the bulk band-to-band tunneling (BTBT) [3] , and the drain-induced-barrier-lowering (DIBL) enhanced subthreshold conduction. In the case of reverse substrate bias for suppression of DIBL or subthreshold leakage, the bulk BTBT dominates [4] . On the other hand, the gate leakage due to direct tunneling (DT) [5] was measured per unit oxide area and a certain criterion of 1 A/cm set the ultimate limit of scalable oxide thicknesses [6] , [7] . Recently, Yang et al. [8] have originally explored a dominant off-state leakage component via edge direct tunneling (EDT) of electron from n polysilicon to underlying n-type drain extension. Also carried out in [8] is the -modeling obtained by following the procedure in [9] , [10] . However, some parameters of great relevance were not clarified yet, such as the tunneling path area and the dopant (b) The oxide thickness extraction using C-V method was based on van Dort's model [13] and successive researchers [14] , [15] . Best fitting produces [10], and is usually gained by means of the so-calledintegration technique [11] . However, unlike the whole area counterpart, it is impossible to assess such oxide field at the gate edge for the situation that the overlap capacitance is too small to detect using present -equipment.
In this paper, we report that as scaled gate oxide thickness approaches the DT regime, the EDT of electron from n polysilicon to underlying n-type drain not only dominates the gate leakage, but also can prevail over the conventional GIDL, in agreement with [8] . This phenomenon is more pronounced for thinner oxide thicknesses, and EDT can even compete over the bulk BTBT in the case of reverse substrate bias not mentioned in [8] . It is clarified that the gate leakage in stand-by mode indeed originates from the edge part rather than the whole gate oxide, and thus should be measured per unit gate width rather than per unit oxide area as in [6] , [7] . Also presented is a physical model for the first time derived for the oxide field at the gate edge by accounting for electron subband in the quantized accumulation polysilicon surface. This model is valuable in enabling consistently the reproduction of EDT -, the extraction of EDT path size and dopant concentration of drain extension, and even the projection of ultimate oxide thickness.
II. EXPERIMENT AND CHARACTERIZATION
The n poly-gate nMOSFET's were fabricated by a 0.18-um process technology [12] . The gate oxides were grown in dilute wet oxygen ambient to three different thicknesses. The gate dimension was drawn to m . Accurate determination of ultrathin oxide thickness is strongly demanded. Three techniques in terms of high resolution TEM (HRTEM), polysilicon depletion and quantum mechanics (QM) corrected - [13] - [15] , and DT - [9] were adopted as shown in Fig. 1 , through which consistent results were achieved as compared in Fig. 2 . Fig. 1 (a) just shows highly-localized HRTEM cross section while the variation across the wafer is depicted in Fig. 2 in terms of a bar. Our -data in Fig. 1(b) was measured in parallel mode with 1-MHz AC frequency. QM corrected -fitting based on van Dort's model for surface quantization [13] , [14] was carried out to extract physical . In particular, the singular point problem encountered around the flat-band voltage was eliminated by adopting a modified version [15] . In Fig. 1(b) , -fitting for nm is limited to nondistorted range, V V, where the tunneling current effect or others can be neglected. -fitting in Fig. 1 (b) also produced the n polysilicon dopant concentration cm and the effective channel dopant concentration cm , all being found to be consistent with the SIMS doping profile. In Fig. 1(c) , the devices were biased in poly accumulation (negative gate voltage, ) with source, drain, and p-well tied to ground, and the oxide field strength was obtained in advance by means of the -integration technique [11] . With the effective mass for Franz-type dispersion relationship in the oxide, the conduction electron DT -fitting in Fig. 1 (c) extracted and nm from three samples. Note that as all data go closer to the straight line with the unity slope in Fig. 2 , more confidence for DT -extracted , as well as its subsequent applications in consistently calculating the EDT current of electron from n polysilicon to underlying n-type drain, can all be ensured. 
The edge tunneling mechanism dominates I for 0 V < V < 2:2 V, and GIDL constitutes drain leakage for V > 2:2 V.
(c) The edge tunneling mechanism prevails over the drain leakage current.
Note that gate-to-substrate tunneling is an important leakage source for I in 0:
measured drain current , gate current , and bulk current are plotted in Fig. 4 versus for three different oxide thicknesses. Fig. 4 reveals that the drain current primarily comprises the GIDL, the bulk BTBT, and the gate current, implying the EDT as the origin of the latter component. It can be observed that the EDT dominates the gate leakage, and there exists a certain range where the EDT prevails over the conventional GIDL and bulk BTBT. This phenomenon is more pronounced for thinner oxide thicknesses. In Fig. 4 (c) for 1.47 nm thick oxide, the polarity of the bulk current is reversed due to gate-to-substrate tunneling.
With source grounded and V, the measured terminal currents versus both polarities of are plotted in Fig. 5 for substrate bias and V. Obviously, for nm the bulk BTBT at V dominates the drain leakage in V V, while such role is replaced by EDT for thinner oxides. In Fig. 5(b) and (c) , for V, which seems to be unchanged with and without substrate bias, supporting the EDT mechanism responsible. This implies that EDT is only dependent on the vertical electrical field but not the lateral electrical field; that is, the edge tunneling can be assumed as one-dimensional approximation. Besides, we found experimentally that the EDT leakage is indeed proportional to the gate width, regardless of the aspect ratio . This means that the gate leakage in stand-by mode (i.e., only source and gate tied to ground) should be adequately measured per unit gate width.
III. EDT MODEL
An analytic electron DT model [9] was again employed in this study. One essential physical parameter, namely, oxide field at the gate edge, has to be estimated under each value of . In our work, the mentioned -integration technique failed to extract because EDT occurs only within the area of gate/drain overlap region and it is difficult to measure such small capacitance in the overlap part. First of all, oxide field at the gate edge can be obtained by solving the following equation: (1) where is the potential drop in the polysilicon and is that in the drain extension region. The charge available for the tunnel process is modeled as field induced, i.e., (2) Due to the lowest quantized energy, the accumulated electrons mainly fill in the first subband. Thus, relating this sheet charge density to the number of occupied subband states constructs the charge conservation relationship (3) where is the quasi-Fermi level in the n -polysilicon and is the degeneracy factor. Using triangle-like electrostatic potential approximation to the polysilicon surface, the quantized energy of the first subband, can be calculated directly with Sommerfeld-Wilson's quantization rule (4) Applying the first subband approximation to the accumulated n poly gate and the deep depletion approximation to the underlying drain extension region as shown in Fig. 6 , we get (5) (6) where is the dopant concentration of drain extension. Here, and were used to approximate the band-structure for oriented n -polysilicon grains [9] . As a result, (1) can further be rearranged as (7) where Thus, it is easy to get by solving (7) numerically. With the effective edge-tunneling area , the EDTmodel reads [9] (8) where sheet charge of the accumulation layer; electron impact frequency on the n -poly/SiO interface; is the modified transmission probability considering interface reflection factor [9] . Once was quantified, an excellent reproduction for different oxide thicknesses was achieved with /cm and effective mass resulting from Franz-type dispersion relation in tunnel oxide, as depicted in Fig. 7 . The tunneling path extracted was 6.25 nm wide from the gate edge (due to extracted). This is quite reasonable since the drain extension beneath the gate is less than 0.01 m. Therefore, the consistent modeling work validates the EDT as the origin of the leakage of concern.
It is recognized that the drain extension may be considered a nonscalable factor [16] , implying a constant of 6.25 nm in the scaling direction. With this in mind, the conventional criterion of 1 A/cm can be transferred to 0.625 A/cm. Using the roadmap parameters [17] , the electron EDT current is calculated versus scaling generation oxide thickness as shown in Fig. 8 . In this figure, the new criterion due to electron EDT sets the ultimate oxide thickness of around 1.4 nm. 
IV. CONCLUSION
The EDT of electrons from n polysilicon to underlying n-type drain extension has shown its tremendous impact on the drain leakage and gate leakage. This effect is more pronounced for thinner oxide thicknesses. It is clarified that the gate leakage in practical stand-by mode should be measured per unit gate width, particularly for MOSFETs with oxide thickness less than 2.40 nm. Eventually, a physical model cited in the literature does reproduce consistently experimental EDT -characteristics and its tunneling area extracted indeed falls within the gate-to-drain overlap region. The ultimate oxide thickness due to electron EDT has also been projected based on the model. In 1997, he joined Taiwan Semiconductor Manufacturing Copmany Ltd., Hsinchu, where he has been engaging in research and development for the ultrathin gate dielectric process and characterization. Currently he manages a module team to develop TSMC Cu/low-k interconnect, gate stack, salicide, and shallow-trench-isolation, etc. He has been awarded 91 U.S. patents with another 90 patent applications pending. Also, he has numerous publications in technical journals and conferences, all in VLSI processing/device/integration area.
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